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ABSTRACT
We propose an aggressive computational sprinting variant for data
center environments. While most of previous work on computa-
tional sprinting focuses onmaximizing the sprinting process while
ensuring non-faulty conditions, we take advantage of the existing
replication in data centers to push the system beyond its safety lim-
its. In this paper we outline this vision, we survey existing tech-
niques for achieving it, and we present some design ideas for future
work in this area.
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1 INTRODUCTION
Today’s global scale Internet services run in large data center in-
frastructures and are accessed by millions of users. e sheer scale
in which these systems operate is such that the design of the infras-
tructure underlying data center systems must expect an environ-
ment where faults are the norm, and no longer the exception.
A key technique for building systems to provide high availabil-
ity despite faults is to employ redundancy, oen through the use of
distributed replication protocols. However, this redundancy has a
resource usage cost associated with it. For instance, Google uses 5
replicas for the F1 Advertising Back-end [3], which multiplies the
number of servers required to run this service by that factor.
Furthermore, F1 is not an isolated example, since redundancy is
present in a large fraction of the systems that are part of the so-
ware stack of major companies such as Google or Facebook [22].
us, redundantly storing data and performing computations in
multiple servers increases the energy cost and uses resources that
otherwise could be allocated to serve other types of requests. Nev-
ertheless, this expense is seen as an important insurance, because
faults lead to service downtime which, in turn, aects revenue [5].
On an orthogonal direction, energy eciency is also a concern
for data center operators, as it impacts the requirements and conse-
quently the cost of the infrastructure for power delivery. is is a
pressing problem both because the power consumption of servers
is increasing with the advances in density and number of cores,
and because the cost associated with an increase in power capacity
can be very high, reaching tens of thousands of USD per additional
MegaWa [10].
Moreover, while over-subscription of data centers’ power sup-
ply allows for accommodating infrequent correlated spikes in server
power consumption, it exposes data centers to the risk of tripping
power breakers and causing outages. For instance, Facebook ini-
tially had to disable dynamic overclocking (Intel Turbo Boost [12])
in one of its clusters, due to an insucient power margin, despite
the potential benets in performance of this technology. To safely
enable turbo mode while avoiding the risk of outages in high load
periods, they designed a power management system to cap energy
consumption according to the data center power budget [24].
To lower energy consumption while also maintaining and even
improving performance, a recent approach called computational
sprinting [21] exploits the thermal capacitance of materials to acti-
vate cores (parallel sprinting) or overclocking the CPU (frequency
sprinting), thus exceeding the sustained cooling capabilities of the
system for short periods. As a result, this scheme is able to im-
prove application responsiveness by up to 6x and save about 30%
on power for a conventional Core i7 Desktop chip, as a conse-
quence of nishing computations in a shorter amount of time [20].
is technique was also extended to data centers, in which more
interactive workloads such as search or news feeds, that exhibit
occasional bursty behavior, can benet from short performance
boosts [25].
Techniques like computational sprinting, that push the limits of
what the hardware is designed to do, are conservative with respect
to the safety of computations. is is mainly because exceeding
hardware specications leads to system instability. For instance,
overclocking or activating a large number of cores for long peri-
ods leads to overheating, and exceeding theermal Design Power
(TDP) of the circuit may cause faults [17], reduce the lifespan, or
even physically damage the chip [13]. Hence, aer each sprint the
CPU ought to switch to a cool-o mode.
Notwithstanding, even outside stable congurations, overclock-
ing has been explored with interesting results. For instance, DSP-
accelerators implemented with FPGAs can save up to 39% on hard-
ware resources by overclocking for the same output quality [7]. It
was also observed that as the frequency increases the errors in com-
putations gradually appear in the output, up to the point where the
program stops producing meaningful results.
In this paper, we envision bringing together these two vectors,
by leveraging the redundancy that is already present in a large
fraction of data center systems to safely push the limits of com-
putational sprinting in data center environments. In other words,
our goal is to aggressively explore overclocking seings, while tak-
ing advantage of the existing redundancy introduced by fault toler-
ance protocols to systematically mask faults that surface, in order
to extend the benets of sprinting (energy eciency/performance).
Furthermore, we intend to explore the synergies and subtle inter-
actions between the two vectors. For instance, the sprints can be
coordinated in a way that a subset of the replicas uses a more ag-
gressive but unsafe sprinting to decrease the overall latency, but
there is also a sucient number of non-sprinted replicas that check
the results and ensure both availability and correctness in the case
of faults.
e remainder of the paper provides an overview of the key
techniques that we can leverage as building blocks.
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2 COMPUTATIONAL SPRINTING
Advances in CMOS technology have enabled the design of modern
multi-core processors, packing an increasing density of transistors
at each new generation. However, more transistors implies an in-
crease in power density, at a rate which exceeds the ability to dis-
sipate the heat generated [20]. As a result, continuously operating
all the processing units at full power can permanently damage the
chip due to overheating. Consequently, some of the cores must
remain o most of the time, a limitation known as dark silicon [8].
While it is not possible to activate all the processor cores at once
in a sustainable way, there exist proposals for optimizing perfor-
mance within safe temperature and power limits. ese solutions
(outlined next), leverage the fact that aer activating a sprint, the
temperature of the components does not rise instantaneously. In-
stead, it can take a few seconds for the heat to propagate through
the chip package, allowing certain workloads to nish before it
overheats.
Parallel sprinting. is approach consists of activating various
dark silicon cores for up to a time limit (e.g., 1 sec.) before deactivat-
ing cores to cool o. Parallel sprinting can be optimized according
to two policies: for maximum responsiveness, it activates all cores
at maximum frequency and voltage; for optimal energy eciency,
it activates all cores at minimum frequency and voltage [21]. Par-
allel sprinting is particularly interesting for mobile devices since a
large part of mobile processors are comprised of accelerators that
are inactive most of the time. In addition, mobile applications nor-
mally have interactive workloads that are characterized by short
bursts and long idle times waiting for user input [20].
Note that there is an interesting research question, which we in-
tend to explore, of whether data center workloads also have such
characteristics. However, even if they do not, we can still aempt
to split replicas in an alternating fashion between a group of repli-
cas that are sprinting and another group that are cooling o.
Frequency Sprinting. A concrete example of frequency sprinting
is the dynamic overclocking technology presented in commercial
products such as Intel processors with Turbo Boost 2.0 [12]. In
a nutshell, Turbo Boost increases the frequencies and voltages of
processor cores above a normal safe operation threshold for short
periods. e sprint frequency target is dened automatically ac-
cording to the available resources, allowing the processor to im-
prove performance of both single and multi-threaded workloads.
e algorithm that controls when sprinting is activated, takes into
account the current frequencies of processor cores, the tempera-
ture of the package, and its power consumption [13].
Data center sprinting. Data centers can also experience bursty
workloads, e.g., due to shared resources, maintenance activities,
garbage collection events, or spikes in service popularity [4, 11].
erefore, they might be a good match for sprinting. Moreover,
the dark silicon phenomenon is likely to be prevalent in data cen-
ters, as supported by predictions that stated that by 2024 more
than 50% of the chip must be powered o [9]. A current approach
called Dynamo [24] employs power capping to enable frequency
sprinting while ensuring that the energy drawn remains within
the power budget limits. Alternatively, [25] employs coordinated
parallel sprinting, using the existing data center backup power sup-
ply (e.g. baeries), to provide the extra power for both sprint and
cooling.
Overclocking. Pushing hardware to work beyond the prescribed
frequency has been studied by other research communities [23].
One approach is increasing the frequency, without suciently in-
creasing the voltage, which can lead to faults, because it may vio-
late the propagation delays of circuit critical paths. An interesting
characteristic of these fault paerns is that errors gradually appear
in the output as frequency increases. is gradual slope in the
fault behavior happens because circuit designers are conservative
in the estimates of path delays and keep a guard margin between
the estimated clock frequency and the reported maximum clock
frequency [6], opening the opportunity to explore these limits.
3 FAULT TOLERANCE
Data center systems oen rely on distributed replication proto-
cols for operating correctly in the presence of faults. ese pro-
tocols are designed under certain assumptions about the environ-
ment, such as fault behavior (e.g, crash, fail-stop, or Byzantine) and
timing (e.g., the synchronous vs. the asynchronous model). Mak-
ing wrong assumptions about the environment can either put the
safety properties of the system at stake or impose an unnecessary
cost in terms of replication and consequently energy and infras-
tructure.
A pragmatic choice for replicating services are asynchronous
crash fault tolerant (CFT) protocols [15, 18], because they cover
the most common fault and timing behaviors. However, since ag-
gressive overclocking can lead to data corruption or errors in a
computation, CFT protocols may be too optimistic for sprinting.
Byzantine fault tolerant (BFT) protocols [1, 2, 14] are able to cap-
ture data corruption, but they are pessimistic regarding the behav-
ior of faulty replicas. In particular, a BFT adversary may control a
fraction of the replicas, allowing collusion, creating the worst case
aack scenario. Such pessimism leads to a higher replication costs.
Visigoth fault tolerance (VFT) [19] allows for calibrating the
fault tolerance of the system according to the deployment. While
it can be congured to capture only crashes with the same repli-
cation requirements of CFT, VFT can also capture data corruption
with a small additional cost. When compared to BFT, the replica-
tion requirements of VFT grows slower as the number of tolerated
faults increases. is is because VFT assumes bounded collusion,
i.e. the number of replicas that deviate from their expected behav-
ior in the same way simultaneously. One of the reasons why this
assumption may be realistic for overclocked systems is that the
variations in the chip manufacturing process causes processors to
have dierent stability congurations [7]. Additionally, we can
enforce such diversity by carefully controlling overclocking at dif-
ferent replicas.
Other models have been proposed along the same lines as VFT,
namely XFT [16], which has the same replication requirements
as CFT while capturing Byzantine behavior, although not simul-
taneously with asynchrony. As future work, we can also explore
whether this variant in the set of assumption is met in practice.
4 CONCLUSION
We presented our vision on the potential of combining computa-
tional sprinting and fault tolerance to enable higher savings on en-
ergy and improved performance for replicated systems. We intend
to explore challenges of this approach, by designing and imple-
menting a system that explores the opportunities identied here.
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